9 #ifndef __XEN_PUBLIC_TRACE_H__ 10 #define __XEN_PUBLIC_TRACE_H__ 14 #define TRACE_EXTRA_MAX 7 15 #define TRACE_EXTRA_SHIFT 28 18 #define TRC_CLS_SHIFT 16 19 #define TRC_GEN 0x0001f000 20 #define TRC_SCHED 0x0002f000 21 #define TRC_DOM0OP 0x0004f000 22 #define TRC_HVM 0x0008f000 23 #define TRC_MEM 0x0010f000 24 #define TRC_PV 0x0020f000 25 #define TRC_SHADOW 0x0040f000 26 #define TRC_HW 0x0080f000 27 #define TRC_GUEST 0x0800f000 28 #define TRC_ALL 0x0ffff000 29 #define TRC_HD_TO_EVENT(x) ((x)&0x0fffffff) 30 #define TRC_HD_CYCLE_FLAG (1UL<<31) 31 #define TRC_HD_INCLUDES_CYCLE_COUNT(x) ( !!( (x) & TRC_HD_CYCLE_FLAG ) ) 32 #define TRC_HD_EXTRA(x) (((x)>>TRACE_EXTRA_SHIFT)&TRACE_EXTRA_MAX) 35 #define TRC_SUBCLS_SHIFT 12 38 #define TRC_HVM_ENTRYEXIT 0x00081000 39 #define TRC_HVM_HANDLER 0x00082000 40 #define TRC_HVM_EMUL 0x00084000 42 #define TRC_SCHED_MIN 0x00021000 43 #define TRC_SCHED_CLASS 0x00022000 44 #define TRC_SCHED_VERBOSE 0x00028000 55 #define TRC_SCHED_ID_BITS 3 56 #define TRC_SCHED_ID_SHIFT (TRC_SUBCLS_SHIFT - TRC_SCHED_ID_BITS) 57 #define TRC_SCHED_ID_MASK (((1UL<<TRC_SCHED_ID_BITS) - 1) << TRC_SCHED_ID_SHIFT) 58 #define TRC_SCHED_EVT_MASK (~(TRC_SCHED_ID_MASK)) 61 #define TRC_SCHED_CSCHED 0 62 #define TRC_SCHED_CSCHED2 1 64 #define TRC_SCHED_ARINC653 3 65 #define TRC_SCHED_RTDS 4 66 #define TRC_SCHED_SNULL 5 69 #define TRC_SCHED_CLASS_EVT(_c, _e) \ 70 ( ( TRC_SCHED_CLASS | \ 71 ((TRC_SCHED_##_c << TRC_SCHED_ID_SHIFT) & TRC_SCHED_ID_MASK) ) + \ 72 (_e & TRC_SCHED_EVT_MASK) ) 75 #define TRC_DOM0_DOMOPS 0x00041000 78 #define TRC_HW_PM 0x00801000 79 #define TRC_HW_IRQ 0x00802000 82 #define TRC_LOST_RECORDS (TRC_GEN + 1) 83 #define TRC_TRACE_WRAP_BUFFER (TRC_GEN + 2) 84 #define TRC_TRACE_CPU_CHANGE (TRC_GEN + 3) 86 #define TRC_SCHED_RUNSTATE_CHANGE (TRC_SCHED_MIN + 1) 87 #define TRC_SCHED_CONTINUE_RUNNING (TRC_SCHED_MIN + 2) 88 #define TRC_SCHED_DOM_ADD (TRC_SCHED_VERBOSE + 1) 89 #define TRC_SCHED_DOM_REM (TRC_SCHED_VERBOSE + 2) 90 #define TRC_SCHED_SLEEP (TRC_SCHED_VERBOSE + 3) 91 #define TRC_SCHED_WAKE (TRC_SCHED_VERBOSE + 4) 92 #define TRC_SCHED_YIELD (TRC_SCHED_VERBOSE + 5) 93 #define TRC_SCHED_BLOCK (TRC_SCHED_VERBOSE + 6) 94 #define TRC_SCHED_SHUTDOWN (TRC_SCHED_VERBOSE + 7) 95 #define TRC_SCHED_CTL (TRC_SCHED_VERBOSE + 8) 96 #define TRC_SCHED_ADJDOM (TRC_SCHED_VERBOSE + 9) 97 #define TRC_SCHED_SWITCH (TRC_SCHED_VERBOSE + 10) 98 #define TRC_SCHED_S_TIMER_FN (TRC_SCHED_VERBOSE + 11) 99 #define TRC_SCHED_T_TIMER_FN (TRC_SCHED_VERBOSE + 12) 100 #define TRC_SCHED_DOM_TIMER_FN (TRC_SCHED_VERBOSE + 13) 101 #define TRC_SCHED_SWITCH_INFPREV (TRC_SCHED_VERBOSE + 14) 102 #define TRC_SCHED_SWITCH_INFNEXT (TRC_SCHED_VERBOSE + 15) 103 #define TRC_SCHED_SHUTDOWN_CODE (TRC_SCHED_VERBOSE + 16) 104 #define TRC_SCHED_SWITCH_INFCONT (TRC_SCHED_VERBOSE + 17) 106 #define TRC_DOM0_DOM_ADD (TRC_DOM0_DOMOPS + 1) 107 #define TRC_DOM0_DOM_REM (TRC_DOM0_DOMOPS + 2) 109 #define TRC_MEM_PAGE_GRANT_MAP (TRC_MEM + 1) 110 #define TRC_MEM_PAGE_GRANT_UNMAP (TRC_MEM + 2) 111 #define TRC_MEM_PAGE_GRANT_TRANSFER (TRC_MEM + 3) 112 #define TRC_MEM_SET_P2M_ENTRY (TRC_MEM + 4) 113 #define TRC_MEM_DECREASE_RESERVATION (TRC_MEM + 5) 114 #define TRC_MEM_POD_POPULATE (TRC_MEM + 16) 115 #define TRC_MEM_POD_ZERO_RECLAIM (TRC_MEM + 17) 116 #define TRC_MEM_POD_SUPERPAGE_SPLINTER (TRC_MEM + 18) 118 #define TRC_PV_ENTRY 0x00201000 119 #define TRC_PV_SUBCALL 0x00202000 121 #define TRC_PV_HYPERCALL (TRC_PV_ENTRY + 1) 122 #define TRC_PV_TRAP (TRC_PV_ENTRY + 3) 123 #define TRC_PV_PAGE_FAULT (TRC_PV_ENTRY + 4) 124 #define TRC_PV_FORCED_INVALID_OP (TRC_PV_ENTRY + 5) 125 #define TRC_PV_EMULATE_PRIVOP (TRC_PV_ENTRY + 6) 126 #define TRC_PV_EMULATE_4GB (TRC_PV_ENTRY + 7) 127 #define TRC_PV_MATH_STATE_RESTORE (TRC_PV_ENTRY + 8) 128 #define TRC_PV_PAGING_FIXUP (TRC_PV_ENTRY + 9) 129 #define TRC_PV_GDT_LDT_MAPPING_FAULT (TRC_PV_ENTRY + 10) 130 #define TRC_PV_PTWR_EMULATION (TRC_PV_ENTRY + 11) 131 #define TRC_PV_PTWR_EMULATION_PAE (TRC_PV_ENTRY + 12) 132 #define TRC_PV_HYPERCALL_V2 (TRC_PV_ENTRY + 13) 133 #define TRC_PV_HYPERCALL_SUBCALL (TRC_PV_SUBCALL + 14) 160 #define TRC_PV_HYPERCALL_V2_ARG_32(i) (0x1 << (20 + 2*(i))) 161 #define TRC_PV_HYPERCALL_V2_ARG_64(i) (0x2 << (20 + 2*(i))) 162 #define TRC_PV_HYPERCALL_V2_ARG_MASK (0xfff00000) 164 #define TRC_SHADOW_NOT_SHADOW (TRC_SHADOW + 1) 165 #define TRC_SHADOW_FAST_PROPAGATE (TRC_SHADOW + 2) 166 #define TRC_SHADOW_FAST_MMIO (TRC_SHADOW + 3) 167 #define TRC_SHADOW_FALSE_FAST_PATH (TRC_SHADOW + 4) 168 #define TRC_SHADOW_MMIO (TRC_SHADOW + 5) 169 #define TRC_SHADOW_FIXUP (TRC_SHADOW + 6) 170 #define TRC_SHADOW_DOMF_DYING (TRC_SHADOW + 7) 171 #define TRC_SHADOW_EMULATE (TRC_SHADOW + 8) 172 #define TRC_SHADOW_EMULATE_UNSHADOW_USER (TRC_SHADOW + 9) 173 #define TRC_SHADOW_EMULATE_UNSHADOW_EVTINJ (TRC_SHADOW + 10) 174 #define TRC_SHADOW_EMULATE_UNSHADOW_UNHANDLED (TRC_SHADOW + 11) 175 #define TRC_SHADOW_WRMAP_BF (TRC_SHADOW + 12) 176 #define TRC_SHADOW_PREALLOC_UNPIN (TRC_SHADOW + 13) 177 #define TRC_SHADOW_RESYNC_FULL (TRC_SHADOW + 14) 178 #define TRC_SHADOW_RESYNC_ONLY (TRC_SHADOW + 15) 181 #define TRC_HVM_NESTEDFLAG (0x400) 182 #define TRC_HVM_VMENTRY (TRC_HVM_ENTRYEXIT + 0x01) 183 #define TRC_HVM_VMEXIT (TRC_HVM_ENTRYEXIT + 0x02) 184 #define TRC_HVM_VMEXIT64 (TRC_HVM_ENTRYEXIT + TRC_64_FLAG + 0x02) 185 #define TRC_HVM_PF_XEN (TRC_HVM_HANDLER + 0x01) 186 #define TRC_HVM_PF_XEN64 (TRC_HVM_HANDLER + TRC_64_FLAG + 0x01) 187 #define TRC_HVM_PF_INJECT (TRC_HVM_HANDLER + 0x02) 188 #define TRC_HVM_PF_INJECT64 (TRC_HVM_HANDLER + TRC_64_FLAG + 0x02) 189 #define TRC_HVM_INJ_EXC (TRC_HVM_HANDLER + 0x03) 190 #define TRC_HVM_INJ_VIRQ (TRC_HVM_HANDLER + 0x04) 191 #define TRC_HVM_REINJ_VIRQ (TRC_HVM_HANDLER + 0x05) 192 #define TRC_HVM_IO_READ (TRC_HVM_HANDLER + 0x06) 193 #define TRC_HVM_IO_WRITE (TRC_HVM_HANDLER + 0x07) 194 #define TRC_HVM_CR_READ (TRC_HVM_HANDLER + 0x08) 195 #define TRC_HVM_CR_READ64 (TRC_HVM_HANDLER + TRC_64_FLAG + 0x08) 196 #define TRC_HVM_CR_WRITE (TRC_HVM_HANDLER + 0x09) 197 #define TRC_HVM_CR_WRITE64 (TRC_HVM_HANDLER + TRC_64_FLAG + 0x09) 198 #define TRC_HVM_DR_READ (TRC_HVM_HANDLER + 0x0A) 199 #define TRC_HVM_DR_WRITE (TRC_HVM_HANDLER + 0x0B) 200 #define TRC_HVM_MSR_READ (TRC_HVM_HANDLER + 0x0C) 201 #define TRC_HVM_MSR_WRITE (TRC_HVM_HANDLER + 0x0D) 202 #define TRC_HVM_CPUID (TRC_HVM_HANDLER + 0x0E) 203 #define TRC_HVM_INTR (TRC_HVM_HANDLER + 0x0F) 204 #define TRC_HVM_NMI (TRC_HVM_HANDLER + 0x10) 205 #define TRC_HVM_SMI (TRC_HVM_HANDLER + 0x11) 206 #define TRC_HVM_VMMCALL (TRC_HVM_HANDLER + 0x12) 207 #define TRC_HVM_HLT (TRC_HVM_HANDLER + 0x13) 208 #define TRC_HVM_INVLPG (TRC_HVM_HANDLER + 0x14) 209 #define TRC_HVM_INVLPG64 (TRC_HVM_HANDLER + TRC_64_FLAG + 0x14) 210 #define TRC_HVM_MCE (TRC_HVM_HANDLER + 0x15) 211 #define TRC_HVM_IOPORT_READ (TRC_HVM_HANDLER + 0x16) 212 #define TRC_HVM_IOMEM_READ (TRC_HVM_HANDLER + 0x17) 213 #define TRC_HVM_CLTS (TRC_HVM_HANDLER + 0x18) 214 #define TRC_HVM_LMSW (TRC_HVM_HANDLER + 0x19) 215 #define TRC_HVM_LMSW64 (TRC_HVM_HANDLER + TRC_64_FLAG + 0x19) 216 #define TRC_HVM_RDTSC (TRC_HVM_HANDLER + 0x1a) 217 #define TRC_HVM_INTR_WINDOW (TRC_HVM_HANDLER + 0x20) 218 #define TRC_HVM_NPF (TRC_HVM_HANDLER + 0x21) 219 #define TRC_HVM_REALMODE_EMULATE (TRC_HVM_HANDLER + 0x22) 220 #define TRC_HVM_TRAP (TRC_HVM_HANDLER + 0x23) 221 #define TRC_HVM_TRAP_DEBUG (TRC_HVM_HANDLER + 0x24) 222 #define TRC_HVM_VLAPIC (TRC_HVM_HANDLER + 0x25) 223 #define TRC_HVM_XCR_READ64 (TRC_HVM_HANDLER + TRC_64_FLAG + 0x26) 224 #define TRC_HVM_XCR_WRITE64 (TRC_HVM_HANDLER + TRC_64_FLAG + 0x27) 226 #define TRC_HVM_IOPORT_WRITE (TRC_HVM_HANDLER + 0x216) 227 #define TRC_HVM_IOMEM_WRITE (TRC_HVM_HANDLER + 0x217) 230 #define TRC_HVM_EMUL_HPET_START_TIMER (TRC_HVM_EMUL + 0x1) 231 #define TRC_HVM_EMUL_PIT_START_TIMER (TRC_HVM_EMUL + 0x2) 232 #define TRC_HVM_EMUL_RTC_START_TIMER (TRC_HVM_EMUL + 0x3) 233 #define TRC_HVM_EMUL_LAPIC_START_TIMER (TRC_HVM_EMUL + 0x4) 234 #define TRC_HVM_EMUL_HPET_STOP_TIMER (TRC_HVM_EMUL + 0x5) 235 #define TRC_HVM_EMUL_PIT_STOP_TIMER (TRC_HVM_EMUL + 0x6) 236 #define TRC_HVM_EMUL_RTC_STOP_TIMER (TRC_HVM_EMUL + 0x7) 237 #define TRC_HVM_EMUL_LAPIC_STOP_TIMER (TRC_HVM_EMUL + 0x8) 238 #define TRC_HVM_EMUL_PIT_TIMER_CB (TRC_HVM_EMUL + 0x9) 239 #define TRC_HVM_EMUL_LAPIC_TIMER_CB (TRC_HVM_EMUL + 0xA) 240 #define TRC_HVM_EMUL_PIC_INT_OUTPUT (TRC_HVM_EMUL + 0xB) 241 #define TRC_HVM_EMUL_PIC_KICK (TRC_HVM_EMUL + 0xC) 242 #define TRC_HVM_EMUL_PIC_INTACK (TRC_HVM_EMUL + 0xD) 243 #define TRC_HVM_EMUL_PIC_POSEDGE (TRC_HVM_EMUL + 0xE) 244 #define TRC_HVM_EMUL_PIC_NEGEDGE (TRC_HVM_EMUL + 0xF) 245 #define TRC_HVM_EMUL_PIC_PEND_IRQ_CALL (TRC_HVM_EMUL + 0x10) 246 #define TRC_HVM_EMUL_LAPIC_PIC_INTR (TRC_HVM_EMUL + 0x11) 249 #define TRC_PM_FREQ_CHANGE (TRC_HW_PM + 0x01) 250 #define TRC_PM_IDLE_ENTRY (TRC_HW_PM + 0x02) 251 #define TRC_PM_IDLE_EXIT (TRC_HW_PM + 0x03) 254 #define TRC_HW_IRQ_MOVE_CLEANUP_DELAY (TRC_HW_IRQ + 0x1) 255 #define TRC_HW_IRQ_MOVE_CLEANUP (TRC_HW_IRQ + 0x2) 256 #define TRC_HW_IRQ_BIND_VECTOR (TRC_HW_IRQ + 0x3) 257 #define TRC_HW_IRQ_CLEAR_VECTOR (TRC_HW_IRQ + 0x4) 258 #define TRC_HW_IRQ_MOVE_FINISH (TRC_HW_IRQ + 0x5) 259 #define TRC_HW_IRQ_ASSIGN_VECTOR (TRC_HW_IRQ + 0x6) 260 #define TRC_HW_IRQ_UNMAPPED_VECTOR (TRC_HW_IRQ + 0x7) 261 #define TRC_HW_IRQ_HANDLED (TRC_HW_IRQ + 0x8) 270 #define TRC_64_FLAG 0x100
struct t_rec::@678::@679 cycles
struct t_rec::@678::@680 nocycles