iPXE
trace.h
Go to the documentation of this file.
1 /* SPDX-License-Identifier: MIT */
2 /******************************************************************************
3  * include/public/trace.h
4  *
5  * Mark Williamson, (C) 2004 Intel Research Cambridge
6  * Copyright (C) 2005 Bin Ren
7  */
8 
9 #ifndef __XEN_PUBLIC_TRACE_H__
10 #define __XEN_PUBLIC_TRACE_H__
11 
12 FILE_LICENCE ( MIT );
13 
14 #define TRACE_EXTRA_MAX 7
15 #define TRACE_EXTRA_SHIFT 28
16 
17 /* Trace classes */
18 #define TRC_CLS_SHIFT 16
19 #define TRC_GEN 0x0001f000 /* General trace */
20 #define TRC_SCHED 0x0002f000 /* Xen Scheduler trace */
21 #define TRC_DOM0OP 0x0004f000 /* Xen DOM0 operation trace */
22 #define TRC_HVM 0x0008f000 /* Xen HVM trace */
23 #define TRC_MEM 0x0010f000 /* Xen memory trace */
24 #define TRC_PV 0x0020f000 /* Xen PV traces */
25 #define TRC_SHADOW 0x0040f000 /* Xen shadow tracing */
26 #define TRC_HW 0x0080f000 /* Xen hardware-related traces */
27 #define TRC_GUEST 0x0800f000 /* Guest-generated traces */
28 #define TRC_ALL 0x0ffff000
29 #define TRC_HD_TO_EVENT(x) ((x)&0x0fffffff)
30 #define TRC_HD_CYCLE_FLAG (1UL<<31)
31 #define TRC_HD_INCLUDES_CYCLE_COUNT(x) ( !!( (x) & TRC_HD_CYCLE_FLAG ) )
32 #define TRC_HD_EXTRA(x) (((x)>>TRACE_EXTRA_SHIFT)&TRACE_EXTRA_MAX)
33 
34 /* Trace subclasses */
35 #define TRC_SUBCLS_SHIFT 12
36 
37 /* trace subclasses for SVM */
38 #define TRC_HVM_ENTRYEXIT 0x00081000 /* VMENTRY and #VMEXIT */
39 #define TRC_HVM_HANDLER 0x00082000 /* various HVM handlers */
40 #define TRC_HVM_EMUL 0x00084000 /* emulated devices */
41 
42 #define TRC_SCHED_MIN 0x00021000 /* Just runstate changes */
43 #define TRC_SCHED_CLASS 0x00022000 /* Scheduler-specific */
44 #define TRC_SCHED_VERBOSE 0x00028000 /* More inclusive scheduling */
45 
46 /*
47  * The highest 3 bits of the last 12 bits of TRC_SCHED_CLASS above are
48  * reserved for encoding what scheduler produced the information. The
49  * actual event is encoded in the last 9 bits.
50  *
51  * This means we have 8 scheduling IDs available (which means at most 8
52  * schedulers generating events) and, in each scheduler, up to 512
53  * different events.
54  */
55 #define TRC_SCHED_ID_BITS 3
56 #define TRC_SCHED_ID_SHIFT (TRC_SUBCLS_SHIFT - TRC_SCHED_ID_BITS)
57 #define TRC_SCHED_ID_MASK (((1UL<<TRC_SCHED_ID_BITS) - 1) << TRC_SCHED_ID_SHIFT)
58 #define TRC_SCHED_EVT_MASK (~(TRC_SCHED_ID_MASK))
59 
60 /* Per-scheduler IDs, to identify scheduler specific events */
61 #define TRC_SCHED_CSCHED 0
62 #define TRC_SCHED_CSCHED2 1
63 /* #define XEN_SCHEDULER_SEDF 2 (Removed) */
64 #define TRC_SCHED_ARINC653 3
65 #define TRC_SCHED_RTDS 4
66 #define TRC_SCHED_SNULL 5
67 
68 /* Per-scheduler tracing */
69 #define TRC_SCHED_CLASS_EVT(_c, _e) \
70  ( ( TRC_SCHED_CLASS | \
71  ((TRC_SCHED_##_c << TRC_SCHED_ID_SHIFT) & TRC_SCHED_ID_MASK) ) + \
72  (_e & TRC_SCHED_EVT_MASK) )
73 
74 /* Trace classes for DOM0 operations */
75 #define TRC_DOM0_DOMOPS 0x00041000 /* Domains manipulations */
76 
77 /* Trace classes for Hardware */
78 #define TRC_HW_PM 0x00801000 /* Power management traces */
79 #define TRC_HW_IRQ 0x00802000 /* Traces relating to the handling of IRQs */
80 
81 /* Trace events per class */
82 #define TRC_LOST_RECORDS (TRC_GEN + 1)
83 #define TRC_TRACE_WRAP_BUFFER (TRC_GEN + 2)
84 #define TRC_TRACE_CPU_CHANGE (TRC_GEN + 3)
85 
86 #define TRC_SCHED_RUNSTATE_CHANGE (TRC_SCHED_MIN + 1)
87 #define TRC_SCHED_CONTINUE_RUNNING (TRC_SCHED_MIN + 2)
88 #define TRC_SCHED_DOM_ADD (TRC_SCHED_VERBOSE + 1)
89 #define TRC_SCHED_DOM_REM (TRC_SCHED_VERBOSE + 2)
90 #define TRC_SCHED_SLEEP (TRC_SCHED_VERBOSE + 3)
91 #define TRC_SCHED_WAKE (TRC_SCHED_VERBOSE + 4)
92 #define TRC_SCHED_YIELD (TRC_SCHED_VERBOSE + 5)
93 #define TRC_SCHED_BLOCK (TRC_SCHED_VERBOSE + 6)
94 #define TRC_SCHED_SHUTDOWN (TRC_SCHED_VERBOSE + 7)
95 #define TRC_SCHED_CTL (TRC_SCHED_VERBOSE + 8)
96 #define TRC_SCHED_ADJDOM (TRC_SCHED_VERBOSE + 9)
97 #define TRC_SCHED_SWITCH (TRC_SCHED_VERBOSE + 10)
98 #define TRC_SCHED_S_TIMER_FN (TRC_SCHED_VERBOSE + 11)
99 #define TRC_SCHED_T_TIMER_FN (TRC_SCHED_VERBOSE + 12)
100 #define TRC_SCHED_DOM_TIMER_FN (TRC_SCHED_VERBOSE + 13)
101 #define TRC_SCHED_SWITCH_INFPREV (TRC_SCHED_VERBOSE + 14)
102 #define TRC_SCHED_SWITCH_INFNEXT (TRC_SCHED_VERBOSE + 15)
103 #define TRC_SCHED_SHUTDOWN_CODE (TRC_SCHED_VERBOSE + 16)
104 #define TRC_SCHED_SWITCH_INFCONT (TRC_SCHED_VERBOSE + 17)
105 
106 #define TRC_DOM0_DOM_ADD (TRC_DOM0_DOMOPS + 1)
107 #define TRC_DOM0_DOM_REM (TRC_DOM0_DOMOPS + 2)
108 
109 #define TRC_MEM_PAGE_GRANT_MAP (TRC_MEM + 1)
110 #define TRC_MEM_PAGE_GRANT_UNMAP (TRC_MEM + 2)
111 #define TRC_MEM_PAGE_GRANT_TRANSFER (TRC_MEM + 3)
112 #define TRC_MEM_SET_P2M_ENTRY (TRC_MEM + 4)
113 #define TRC_MEM_DECREASE_RESERVATION (TRC_MEM + 5)
114 #define TRC_MEM_POD_POPULATE (TRC_MEM + 16)
115 #define TRC_MEM_POD_ZERO_RECLAIM (TRC_MEM + 17)
116 #define TRC_MEM_POD_SUPERPAGE_SPLINTER (TRC_MEM + 18)
117 
118 #define TRC_PV_ENTRY 0x00201000 /* Hypervisor entry points for PV guests. */
119 #define TRC_PV_SUBCALL 0x00202000 /* Sub-call in a multicall hypercall */
120 
121 #define TRC_PV_HYPERCALL (TRC_PV_ENTRY + 1)
122 #define TRC_PV_TRAP (TRC_PV_ENTRY + 3)
123 #define TRC_PV_PAGE_FAULT (TRC_PV_ENTRY + 4)
124 #define TRC_PV_FORCED_INVALID_OP (TRC_PV_ENTRY + 5)
125 #define TRC_PV_EMULATE_PRIVOP (TRC_PV_ENTRY + 6)
126 #define TRC_PV_EMULATE_4GB (TRC_PV_ENTRY + 7)
127 #define TRC_PV_MATH_STATE_RESTORE (TRC_PV_ENTRY + 8)
128 #define TRC_PV_PAGING_FIXUP (TRC_PV_ENTRY + 9)
129 #define TRC_PV_GDT_LDT_MAPPING_FAULT (TRC_PV_ENTRY + 10)
130 #define TRC_PV_PTWR_EMULATION (TRC_PV_ENTRY + 11)
131 #define TRC_PV_PTWR_EMULATION_PAE (TRC_PV_ENTRY + 12)
132 #define TRC_PV_HYPERCALL_V2 (TRC_PV_ENTRY + 13)
133 #define TRC_PV_HYPERCALL_SUBCALL (TRC_PV_SUBCALL + 14)
134 
135 /*
136  * TRC_PV_HYPERCALL_V2 format
137  *
138  * Only some of the hypercall argument are recorded. Bit fields A0 to
139  * A5 in the first extra word are set if the argument is present and
140  * the arguments themselves are packed sequentially in the following
141  * words.
142  *
143  * The TRC_64_FLAG bit is not set for these events (even if there are
144  * 64-bit arguments in the record).
145  *
146  * Word
147  * 0 bit 31 30|29 28|27 26|25 24|23 22|21 20|19 ... 0
148  * A5 |A4 |A3 |A2 |A1 |A0 |Hypercall op
149  * 1 First 32 bit (or low word of first 64 bit) arg in record
150  * 2 Second 32 bit (or high word of first 64 bit) arg in record
151  * ...
152  *
153  * A0-A5 bitfield values:
154  *
155  * 00b Argument not present
156  * 01b 32-bit argument present
157  * 10b 64-bit argument present
158  * 11b Reserved
159  */
160 #define TRC_PV_HYPERCALL_V2_ARG_32(i) (0x1 << (20 + 2*(i)))
161 #define TRC_PV_HYPERCALL_V2_ARG_64(i) (0x2 << (20 + 2*(i)))
162 #define TRC_PV_HYPERCALL_V2_ARG_MASK (0xfff00000)
163 
164 #define TRC_SHADOW_NOT_SHADOW (TRC_SHADOW + 1)
165 #define TRC_SHADOW_FAST_PROPAGATE (TRC_SHADOW + 2)
166 #define TRC_SHADOW_FAST_MMIO (TRC_SHADOW + 3)
167 #define TRC_SHADOW_FALSE_FAST_PATH (TRC_SHADOW + 4)
168 #define TRC_SHADOW_MMIO (TRC_SHADOW + 5)
169 #define TRC_SHADOW_FIXUP (TRC_SHADOW + 6)
170 #define TRC_SHADOW_DOMF_DYING (TRC_SHADOW + 7)
171 #define TRC_SHADOW_EMULATE (TRC_SHADOW + 8)
172 #define TRC_SHADOW_EMULATE_UNSHADOW_USER (TRC_SHADOW + 9)
173 #define TRC_SHADOW_EMULATE_UNSHADOW_EVTINJ (TRC_SHADOW + 10)
174 #define TRC_SHADOW_EMULATE_UNSHADOW_UNHANDLED (TRC_SHADOW + 11)
175 #define TRC_SHADOW_WRMAP_BF (TRC_SHADOW + 12)
176 #define TRC_SHADOW_PREALLOC_UNPIN (TRC_SHADOW + 13)
177 #define TRC_SHADOW_RESYNC_FULL (TRC_SHADOW + 14)
178 #define TRC_SHADOW_RESYNC_ONLY (TRC_SHADOW + 15)
179 
180 /* trace events per subclass */
181 #define TRC_HVM_NESTEDFLAG (0x400)
182 #define TRC_HVM_VMENTRY (TRC_HVM_ENTRYEXIT + 0x01)
183 #define TRC_HVM_VMEXIT (TRC_HVM_ENTRYEXIT + 0x02)
184 #define TRC_HVM_VMEXIT64 (TRC_HVM_ENTRYEXIT + TRC_64_FLAG + 0x02)
185 #define TRC_HVM_PF_XEN (TRC_HVM_HANDLER + 0x01)
186 #define TRC_HVM_PF_XEN64 (TRC_HVM_HANDLER + TRC_64_FLAG + 0x01)
187 #define TRC_HVM_PF_INJECT (TRC_HVM_HANDLER + 0x02)
188 #define TRC_HVM_PF_INJECT64 (TRC_HVM_HANDLER + TRC_64_FLAG + 0x02)
189 #define TRC_HVM_INJ_EXC (TRC_HVM_HANDLER + 0x03)
190 #define TRC_HVM_INJ_VIRQ (TRC_HVM_HANDLER + 0x04)
191 #define TRC_HVM_REINJ_VIRQ (TRC_HVM_HANDLER + 0x05)
192 #define TRC_HVM_IO_READ (TRC_HVM_HANDLER + 0x06)
193 #define TRC_HVM_IO_WRITE (TRC_HVM_HANDLER + 0x07)
194 #define TRC_HVM_CR_READ (TRC_HVM_HANDLER + 0x08)
195 #define TRC_HVM_CR_READ64 (TRC_HVM_HANDLER + TRC_64_FLAG + 0x08)
196 #define TRC_HVM_CR_WRITE (TRC_HVM_HANDLER + 0x09)
197 #define TRC_HVM_CR_WRITE64 (TRC_HVM_HANDLER + TRC_64_FLAG + 0x09)
198 #define TRC_HVM_DR_READ (TRC_HVM_HANDLER + 0x0A)
199 #define TRC_HVM_DR_WRITE (TRC_HVM_HANDLER + 0x0B)
200 #define TRC_HVM_MSR_READ (TRC_HVM_HANDLER + 0x0C)
201 #define TRC_HVM_MSR_WRITE (TRC_HVM_HANDLER + 0x0D)
202 #define TRC_HVM_CPUID (TRC_HVM_HANDLER + 0x0E)
203 #define TRC_HVM_INTR (TRC_HVM_HANDLER + 0x0F)
204 #define TRC_HVM_NMI (TRC_HVM_HANDLER + 0x10)
205 #define TRC_HVM_SMI (TRC_HVM_HANDLER + 0x11)
206 #define TRC_HVM_VMMCALL (TRC_HVM_HANDLER + 0x12)
207 #define TRC_HVM_HLT (TRC_HVM_HANDLER + 0x13)
208 #define TRC_HVM_INVLPG (TRC_HVM_HANDLER + 0x14)
209 #define TRC_HVM_INVLPG64 (TRC_HVM_HANDLER + TRC_64_FLAG + 0x14)
210 #define TRC_HVM_MCE (TRC_HVM_HANDLER + 0x15)
211 #define TRC_HVM_IOPORT_READ (TRC_HVM_HANDLER + 0x16)
212 #define TRC_HVM_IOMEM_READ (TRC_HVM_HANDLER + 0x17)
213 #define TRC_HVM_CLTS (TRC_HVM_HANDLER + 0x18)
214 #define TRC_HVM_LMSW (TRC_HVM_HANDLER + 0x19)
215 #define TRC_HVM_LMSW64 (TRC_HVM_HANDLER + TRC_64_FLAG + 0x19)
216 #define TRC_HVM_RDTSC (TRC_HVM_HANDLER + 0x1a)
217 #define TRC_HVM_INTR_WINDOW (TRC_HVM_HANDLER + 0x20)
218 #define TRC_HVM_NPF (TRC_HVM_HANDLER + 0x21)
219 #define TRC_HVM_REALMODE_EMULATE (TRC_HVM_HANDLER + 0x22)
220 #define TRC_HVM_TRAP (TRC_HVM_HANDLER + 0x23)
221 #define TRC_HVM_TRAP_DEBUG (TRC_HVM_HANDLER + 0x24)
222 #define TRC_HVM_VLAPIC (TRC_HVM_HANDLER + 0x25)
223 #define TRC_HVM_XCR_READ64 (TRC_HVM_HANDLER + TRC_64_FLAG + 0x26)
224 #define TRC_HVM_XCR_WRITE64 (TRC_HVM_HANDLER + TRC_64_FLAG + 0x27)
225 
226 #define TRC_HVM_IOPORT_WRITE (TRC_HVM_HANDLER + 0x216)
227 #define TRC_HVM_IOMEM_WRITE (TRC_HVM_HANDLER + 0x217)
228 
229 /* Trace events for emulated devices */
230 #define TRC_HVM_EMUL_HPET_START_TIMER (TRC_HVM_EMUL + 0x1)
231 #define TRC_HVM_EMUL_PIT_START_TIMER (TRC_HVM_EMUL + 0x2)
232 #define TRC_HVM_EMUL_RTC_START_TIMER (TRC_HVM_EMUL + 0x3)
233 #define TRC_HVM_EMUL_LAPIC_START_TIMER (TRC_HVM_EMUL + 0x4)
234 #define TRC_HVM_EMUL_HPET_STOP_TIMER (TRC_HVM_EMUL + 0x5)
235 #define TRC_HVM_EMUL_PIT_STOP_TIMER (TRC_HVM_EMUL + 0x6)
236 #define TRC_HVM_EMUL_RTC_STOP_TIMER (TRC_HVM_EMUL + 0x7)
237 #define TRC_HVM_EMUL_LAPIC_STOP_TIMER (TRC_HVM_EMUL + 0x8)
238 #define TRC_HVM_EMUL_PIT_TIMER_CB (TRC_HVM_EMUL + 0x9)
239 #define TRC_HVM_EMUL_LAPIC_TIMER_CB (TRC_HVM_EMUL + 0xA)
240 #define TRC_HVM_EMUL_PIC_INT_OUTPUT (TRC_HVM_EMUL + 0xB)
241 #define TRC_HVM_EMUL_PIC_KICK (TRC_HVM_EMUL + 0xC)
242 #define TRC_HVM_EMUL_PIC_INTACK (TRC_HVM_EMUL + 0xD)
243 #define TRC_HVM_EMUL_PIC_POSEDGE (TRC_HVM_EMUL + 0xE)
244 #define TRC_HVM_EMUL_PIC_NEGEDGE (TRC_HVM_EMUL + 0xF)
245 #define TRC_HVM_EMUL_PIC_PEND_IRQ_CALL (TRC_HVM_EMUL + 0x10)
246 #define TRC_HVM_EMUL_LAPIC_PIC_INTR (TRC_HVM_EMUL + 0x11)
247 
248 /* trace events for per class */
249 #define TRC_PM_FREQ_CHANGE (TRC_HW_PM + 0x01)
250 #define TRC_PM_IDLE_ENTRY (TRC_HW_PM + 0x02)
251 #define TRC_PM_IDLE_EXIT (TRC_HW_PM + 0x03)
252 
253 /* Trace events for IRQs */
254 #define TRC_HW_IRQ_MOVE_CLEANUP_DELAY (TRC_HW_IRQ + 0x1)
255 #define TRC_HW_IRQ_MOVE_CLEANUP (TRC_HW_IRQ + 0x2)
256 #define TRC_HW_IRQ_BIND_VECTOR (TRC_HW_IRQ + 0x3)
257 #define TRC_HW_IRQ_CLEAR_VECTOR (TRC_HW_IRQ + 0x4)
258 #define TRC_HW_IRQ_MOVE_FINISH (TRC_HW_IRQ + 0x5)
259 #define TRC_HW_IRQ_ASSIGN_VECTOR (TRC_HW_IRQ + 0x6)
260 #define TRC_HW_IRQ_UNMAPPED_VECTOR (TRC_HW_IRQ + 0x7)
261 #define TRC_HW_IRQ_HANDLED (TRC_HW_IRQ + 0x8)
262 
263 /*
264  * Event Flags
265  *
266  * Some events (e.g, TRC_PV_TRAP and TRC_HVM_IOMEM_READ) have multiple
267  * record formats. These event flags distinguish between the
268  * different formats.
269  */
270 #define TRC_64_FLAG 0x100 /* Addresses are 64 bits (instead of 32 bits) */
271 
272 /* This structure represents a single trace buffer record. */
273 struct t_rec {
275  uint32_t extra_u32:3; /* # entries in trailing extra_u32[] array */
276  uint32_t cycles_included:1; /* u.cycles or u.no_cycles? */
277  union {
278  struct {
279  uint32_t cycles_lo, cycles_hi; /* cycle counter timestamp */
280  uint32_t extra_u32[7]; /* event data items */
281  } cycles;
282  struct {
283  uint32_t extra_u32[7]; /* event data items */
284  } nocycles;
285  } u;
286 };
287 
288 /*
289  * This structure contains the metadata for a single trace buffer. The head
290  * field, indexes into an array of struct t_rec's.
291  */
292 struct t_buf {
293  /* Assume the data buffer size is X. X is generally not a power of 2.
294  * CONS and PROD are incremented modulo (2*X):
295  * 0 <= cons < 2*X
296  * 0 <= prod < 2*X
297  * This is done because addition modulo X breaks at 2^32 when X is not a
298  * power of 2:
299  * (((2^32 - 1) % X) + 1) % X != (2^32) % X
300  */
301  uint32_t cons; /* Offset of next item to be consumed by control tools. */
302  uint32_t prod; /* Offset of next item to be produced by Xen. */
303  /* Records follow immediately after the meta-data header. */
304 };
305 
306 /* Structure used to pass MFNs to the trace buffers back to trace consumers.
307  * Offset is an offset into the mapped structure where the mfn list will be held.
308  * MFNs will be at ((unsigned long *)(t_info))+(t_info->cpu_offset[cpu]).
309  */
310 struct t_info {
311  uint16_t tbuf_size; /* Size in pages of each trace buffer */
312  uint16_t mfn_offset[]; /* Offset within t_info structure of the page list per cpu */
313  /* MFN lists immediately after the header */
314 };
315 
316 #endif /* __XEN_PUBLIC_TRACE_H__ */
317 
318 /*
319  * Local variables:
320  * mode: C
321  * c-file-style: "BSD"
322  * c-basic-offset: 4
323  * tab-width: 4
324  * indent-tabs-mode: nil
325  * End:
326  */
unsigned short uint16_t
Definition: stdint.h:11
Definition: trace.h:292
uint32_t event
Definition: trace.h:274
struct t_rec::@620::@622 nocycles
Definition: trace.h:310
FILE_LICENCE(MIT)
union t_rec::@620 u
unsigned int uint32_t
Definition: stdint.h:12
uint32_t cycles_lo
Definition: trace.h:279
struct t_rec::@620::@621 cycles
uint16_t tbuf_size
Definition: trace.h:311
Definition: trace.h:273
uint32_t extra_u32
Definition: trace.h:275
uint32_t prod
Definition: trace.h:302
uint32_t cycles_included
Definition: trace.h:276
uint16_t mfn_offset[]
Definition: trace.h:312
uint32_t cycles_hi
Definition: trace.h:279
uint32_t cons
Definition: trace.h:301